ABSTRACT The rapid development of RF power electronics requires amplifier operating at high frequency with high output power. GaN-based HEMTs as RF devices have made continuous progress in the last two decades showing great potential for working up to G band range. However, vertical structure is preferred to obtain higher output power. In this paper, we have designed and fabricated GaN static induction transistor using the self-aligned technology, which was accomplished mainly by using a SiO 2 lift-off step in buffered oxide etch (BOE). By optimizing the time in ultrasonic bath and in BOE, the SiO 2 and the metal on top were removed completely which resulted in the gate metal only on the sidewalls. Both dry and wet etch techniques were investigated to reduce the gate leakage on the etched surface. The low power dry etch combined with the tetramethylammonium hydroxide wet etch can effectively reduce the etch damages, decrease the gate leakage and enhance the gate control over the channel.
The development of high power amplifiers is driven by the growing demand of advanced wireless communication, satellite broadcasting, marine and space-based radar systems. Gallium nitride's (GaN's) high breakdown electric field, high electron mobility and high electron saturation velocity allow improved performance in the RF range. AlGaN/GaN HEMTs using very high mobility 2DEG channel have been investigated extensively in the last two decades. They demonstrated very promising features suitable for RF applications [1] , [2] . Highly scaled T-Gate technology offers HEMTs very high f T and f max which shows the capability of working from L to G band range [3] [4] [5] [6] . High RF power is another important criterion for power amplifiers which enables higher data rates and longer range for communication applications. To obtain higher power, many transistor unit cells must be combined in parallel to increase the current, which results in a large surface area. Vertical geometry is preferred to increase the power since only two electrodes are needed on the surface, thus eliminating source air-bridging, the unit cell size can be much smaller compared to lateral structure. Moreover, the electron trapping near the gate and high gate leakage caused by high electric fields on the surface of HEMTs lead to lower output power and efficiency [7] , [8] . Proper field plating with high quality dielectric (low D it ) layers are employed to reduce dispersion in lateral HEMTs [9] [10] [11] . In vertical structures, the high electric fields are below the surface of the semiconductor, which maintain the output current during the high frequency operation [12] . In recent years, the availability of thick and high quality GaN free-standing substrates is attracting more research efforts [13] [14] [15] [16] .
The concept of Static induction transistor (SIT) was introduced by Nishizawa and in 1975, experimental SITs were fabricated and the drain current of this device was shown to follow the predicted space-charge injection mode [17] . A typical recessed gate SIT structure with bottom and sidewall contacts was shown in Fig. 1 . SIT is a class of short-channel Field Effect Transistors. The current is flowing vertically between the source and the drain and is controlled by electrostatic potential barrier induced by the two opposite gates on the sidewalls. Thus, SIT shows a triode-like unsaturated output characteristics. SiC SITs have shown the potential for high power and high frequency applications [18] [19] [20] . With higher electron mobility and higher saturation velocity than SiC, GaN SITs have the potential to operate at higher frequency with higher output power [21] . In this work, we successfully designed and fabricated the GaN SIT using self-aligned process.
II. DEVICE SIMULATION AND FABRICATION
A device-circuit-integrated model was built in Silvaco's Mixed Mode platform to accurately evaluate the device performance in a power amplifier based on physics modeling. The details of the model was reported recently by Ji et al. [22] . A 2D device simulation was performed in Silvaco ATLAS using drift-diffusion model. Impact ionization was not taken into consideration in the modeling due lack of unanimously accepted parameters. Instead, we set a leakage current criteria as 1µA/mm and defined the breakdown voltage when the leakage current reaches 1µA/mm. The simulated device has the gate length (L g ) of 2µm, gate to gate distance (L gtg ) of 3.2µm and drift layer thickness of 3µm, which had the same dimensions as our fabricated device. It is critical to note that a typical triode-like output characteristics is offered in a SIT (see Fig. 2 (a) ). Next, we have built the circuit for class B amplifier based on the 2D device simulator. Both small signal and large signal performance were simulated. The simulated device shows an f T of 5.6GHz. 10W/mm of output power density was achieved at V DS = 180V at 2GHz. By further shrinking the feature size to L g = 0.7µm and L gtg = 0.5µm, with 3µm of drift layer thickness, the simulated device demonstrated f T of 16GHz and output power density of 44.7W/mm at V DS = 300V, showing great potential for high power RF application (Fig. 3) .
Our first-generation devices were grown by metalorganic chemical vapor deposition (MOCVD) on sapphire substrates. The epitaxial growth began with 1µm n + layer followed by 5µm drift layer with the doping of 5×10 15 /cm 3 . Next, 400nm of n + layer was grown on top to form the source ohmic contact. The process flow to realize a SIT is shown in Fig. 4 . First, an inductively coupled plasma (ICP) etch was used to remove the n + layer everywhere except the region to form the source contact in the final device. 1.3µm of plasma-enhanced chemical vapor deposition (PECVD) SiO 2 was then deposited followed by 150nm Ni layer which acted as a hard mask to pattern the SiO 2 . The SiO 2 was etched using fluorine-based reactive ion etching (RIE) at 200W power. After completely removing the Ni film using Ni etchant, 2µm GaN was etched using a combination of ICP dry etch and tetramethylammonium hydroxide (TMAH) wet etch to achieve smooth and vertical sidewalls. Ni/Au/Ni (30nm/400nm/20nm) were then deposited as the gate metal using E-beam evaporation in planetary rotation system. We used a SiO 2 lift-off technique in buffered oxide etch (BOE) to remove the SiO 2 and gate metal on top of the pillar and leave the gate metal just on the sidewalls, which will realize this self-aligned process. The details of the lift-off process are discussed under Section III. Source contact was formed on top of the n + region. Finally, a large drain contact (∼30mm 2 ) was defined on the drift region away from the device-containing area, which can be regarded as an ohmic contact.
III. SELF-ALIGNED PROCESS
The critical step to achieve this self-aligned process is the SiO 2 lift-off technique in BOE (Fig. 5) . Short loop experiments were carried out to optimize this process. Three methods were tried. The first method involved a simple dip of the sample in BOE for 40min. As shown in Fig. 6 (a) , most of the metal on top of the mesa was removed; however, some residual metal was still on the edge of the pillar, which 486 VOLUME 5, NO. 6, NOVEMBER 2017 caused shorts between the source and the gate in the transistor. The second method relied on the usage of ultrasonic vibrations during the lift-off. Fig. 6 (b) shows the SEM image after 30min of ultrasonic bath. The metal was completely removed and no residual metal was observed on the mesa. However, air gaps were found on the sidewalls between the metal and GaN, which would compromise the gate modulation of the channel in the full device. The third method utilized a mechanical method of carefully pipetting the solvent to flow on the wafer surface. The force generated by the solvent lifted off the SiO 2 and the metal. The metal was removed completely and the edges of the mesa were clean. However, it was observed that the lift-off process was sensitive to the direction of solvent flow. Pipetting the solvent parallel to the channel region resulted in complete removal of metal on the mesa without removing any metal on the sidewalls; however, when pipetted perpendicular to the channel region, it showed tendencies to peel off the metal from the sidewalls as shown in Fig. 6 (c) . An optimized method, which is a highlight of this paper, was therefore developed to accomplish the lift-off process. A combination of 25min dip to take away the majority of the metal with 5min ultrasonic bath to remove the residual metal offered the most promising and reproducible result. The edges of the metal were very clean and precise with no air gaps appearing between the metal and the sidewalls (Fig. 6 (d) ). We employed this optimized lift-off process in the fabrication of the full transistor. After the lift-off process, as shown in Fig. 7 , the gate metal deposited on the sidewalls was evidently separated from the n + region.
IV. ETCH TECHNIQUES TO IMPROVE DEVICE PERFORMANCE
Since the channel of the SIT is defined by the deep GaN etch, a smooth and low damage etch is required to achieve low gate leakage and better pinch-off. The trench was first formed by ICP-based dry etching with a Cl 2 /BCl 3 gas combination at 400W of ICP power and 70W of bias power. The ICP etch was optimized to result in a fairly smooth but slant sidewall with an angle of 15 • to the direction orthogonal to the surface as shown in Fig. 8 (b) . Wet etch using TMAH solution was used after the dry etch to further remove the roughness of the sidewalls. TMAH solution is widely used VOLUME 5, NO. 6, NOVEMBER 2017 487 as an anisotropic etchant for GaN. TMAH etches m-plane at a significantly slower rate compared to other semi-polar planes of the wurzite GaN crystal [23] . The wet etching was performed at 85 • C for 1h in TMAH with the concentration of 25%. The SEM pictures Fig. 8 (c) showed a remarkable improvement in the sidewall profile after the TMAH treatment. Another important role of TMAH was to remove the plasma-induced damages on the etched surfaces. Fig. 9 shows the I-V characteristics of the Schottky diodes (200µm diameter) fabricated on the etched planar surfaces with and without the TMAH post-treatment. With the TMAH treatment, the reverse leakage current was reduced by more than two orders of magnitude. An important factor to achieve low damage etch is the combination of low ICP power and low bias power at which the sample is etched. Three samples were subjected to different powers to study the effect on leakage. Sample A was the 400/70W high power (etch rate∼200nm/min) etched sample. Sample B was etched at 100W ICP power and 30W bias power (etch rate∼60nm/min) to define a 2µm deep etch in a single step. Sample C was subjected to a two-step etch: 100W ICP power and 30W bias power was used for etching the first 1.8µm and 100W ICP power and 20W bias power (etch rate∼15nm/min) was used to etch the rest 200nm. After the dry etch, all three samples went through an identical TMAH treatment. Schottky diodes were fabricated on the etched surfaces. The leakage current in sample C was nearly two orders of magnitude lower than in sample A ( Fig. 10 (a) ) due to lower plasma induced damages on the surface.
Transistors were fabricated using the three-different etching power to define the gate area. The output characteristics are shown in Fig. 10 . I D -V DS characteristics of the SIT using two-step low power etch showed almost 6 times higher output current than using the high power etch and the I on to I off ratio (at V DS = 25V) is 200 times higher. The increase of the output current is considered as a result of an increase in the mobility in the vicinity of the sidewall region, due to a reduction in etch-related damages. Plasma etch will create a damaged layer with significant thickness from the surface [24] and the mobility in that damaged area is much lower. At higher power, the penetration of the damaged region is increased. As the electrons are flowing in the entire region between the two gates, with higher etch power, lower output current was generated. This demonstrates that lowdamage etch process is critical for channel definition, and yields significant advantages for transistor operation in both on-and off-states.
V. CONCLUSION
We have successfully fabricated self-aligned GaN-based SITs. This self-aligned process was achieved using SiO 2 lift-off procedure in BOE. The role of TMAH etch on the sidewalls was investigated as a function of gate to drain leakage. The positive impact of low power etch was established through 2-terminal and 3-terminal device characteristics. Clearly with lower etch power, both on-and off-state behaviors were improved resulting in a drop of the leakage current by nearly 2 orders of magnitude and output current increasing by 6 times.
